A feature in a microprocessor supervisory circuit that provides early warning to the microprocessor of imminent power failure.
