DEPARTMENTS: TECHNICAL FEATURES

    A Plug 'n Play Linearizer for Your 5G RF Power Amplifier

    11/01/2019
    Thomas Maudoux & Michael Jackson, Maxim Integrated
    “Everything is linear if plotted on a log-log scale with a fat magic marker”
    Click image to enlarge

    Figure 1. 5th Generation Cellular Mobile Communication

    ‘Mar’s Law’ presents a tongue-in-cheek perspective on how data measurements can sometimes be manipulated to fit a more linear profile than is the reality. However, there are no such shortcuts to achieving high linearity for a power amplifier (PA), which is at the heart of mobile cellular communication infrastructure. The unfolding deployment of 5G or 5th generation cellular mobile communications (Figure 1) will place further demands on the performance of these amplifiers.

    In this design solution, we present the features and benefits that 5G telecommunications technology promises to bring and the associated demands that it will place on PA designs. We then review the most commonly used PA linearization techniques, assessing their suitability to meet these demands before presenting a low-power linearizer IC with the potential to greatly simplify PA designs while also reducing their power consumption in 5G applications.

    5G Design Challenge

    5G promises to offer several advantages over incumbent telecommunications technologies. It will provide higher data rates for more concurrent user, while also extending the battery life of mobile devices. To realise this, PAs must operate with the highest possible efficiency and at a higher bandwidth (up to 100MHz) than is currently required.

    Amplifier Linearity

    A perfectly linear PA should only generate an amplified version of a wanted input signal. In reality, such a PA does not exist. Instead, nonlinearity causes the output signal to be distorted, with the amount of distortion increasing as the amplifier approaches its saturation point (Figure 2)

    Click image to enlarge

    Figure 2. Relationship Between Output Power and Distortion

    For a multi-tone input signal, nonlinearity causes unwanted intermodulation frequencies to appear at the output of the PA (Figure 3).

    Click image to enlarge

    Figure 3. Intermodulation Terms Generated by PA

    Reducing PA distortion requires the use of some form of linearization technique. In the following sections, we discuss the operation and suitability of the most common linearization techniques, within the context of 5G.

    Backoff

    Limiting the maximum output power level so that the entire signal is within the linear region of the PA transfer curve is a technique commonly referred to as“backoff.” A disadvantage of this relatively straightforward approach is that the amplifier’s efficiency (the ability to convert DC supply power into RF energy) decreases as the PA operating point is further backed off from its saturation point The amount of backoff required to meet the signal peak-to-average ratio (PAR) required for some systems can reduce the efficiency of the PA to as low as 8%. This results in higher power consumption, higher cost of system implementation, and a much bigger heatsink. Therefore, backoff is not a suitable linearization approach to achieve acceptable efficiency in 5G applications.

    Active Linearization

    Improving PA linearity without reducing efficiency requires a form of active linearization called “predistortion.” With this technique, the amount of distortion caused by the inherent nonlinearity of the PA is “predicted” and its inverse is injected into signal path, reducing the magnitude of the unwanted tones, relative to the wanted signal at the amplifier output (Figure 4). This is specified as the adjacent channel leakage ratio (ACLR) and should be at least -50dBc.

    Click image to enlarge

    Figure 4. PA Output Characteristics with Predistortion Linearization

    Two commonly used types of active linearization are Digital Predistortion (DPD) and Radio frequency Power Amplifier Linearization (RFPAL).

    DPD

    As illustrated in Figure 5, digital predistortion (DPD) adds the predistortion correction signal to the desired signal at the earliest point in the signal chain, namely the digital baseband.

    Click image to enlarge

    Figure 5. Digital Predistortion System Implementation

    DPD systems can be implemented in several ways. While fully integrated versions (incorporating baseband, digital, and RF) are available, some solutions have a separate digital baseband with discrete RF. Yet another variation consists of an FPGA with an RF transceiver (and a DPD observation path). However, the requirement for the transceiver to work at a frequency of 5 times the input signal bandwidth greatly increases design complexity, footprint, and power consumption (5W typical), making DPD an unsuitable linearization technique to use in small, low-power applications.

    RFPAL

    Figure 6 below shows a high-level block diagram of a system using an alternative active linearization predistortion technique called radio frequency power amplifier linearization (RFPAL).

    Click image to enlarge

    Figure 6. RF Predistortion System Implementation

    Using a standalone RFIN/RFOUT architecture and adaptive RF predistortion technology, this approach allows the correction signal to be injected only at the point it is needed, namely the PA's input. This means that the system can operate at a lower frequency (the input signal bandwidth) using a much simpler and smaller transmitter and baseband architecture, requiring less power than DPD systems. Until recently, the maximum linearized input-channel bandwidth using RFPAL was only 60MHz. Figure 7 shows a new RFPAL IC which overcomes this limitation.

    Click image to enlarge

    Figure 7. SC1905 RFPAL Typical Application Circuit

    With an operating frequency range up to 3.8GHz, this part has a linearized input signal bandwidth of up to 100MHz. Consuming only 1280mW, it lowers power consumption by up to 70% compared to DPD solutions. Figure 8 shows the measured ACLR and efficiency performance (five non-contiguous 20MHz LTE channels,10dB PAR) for a typical PA using this linearizer.

    Click image to enlarge

    Figure 8. ACLR for PA Using SC1905 RFPAL

    For an output power level of 37dBm, the efficiency of the PA is 23% at -50dB ACLR (an ACLR improvement of ~8dB without RFPAL). Additionally, since this RFPAL device has been evaluated with several popular PAs (including Class A, Class AB and Doherty) it effectively represents a “plug and play” solution, reducing design complexity, cycle duration, and risk. The IC is available in a 9mm x 9mm QFN package resulting in a total solution size (including power supply, heatsink, and enclosure) of only 6.5cm2. Additionally, the linearized PA signal can be upconverted using a mixer for applications up to 6GHz, if required.

    Conclusion

    5G telecommunications equipment will be required to operate at higher bandwidths and with greater efficiency than ever before. The linearity and efficiency of the PAs used will be key to meeting these requirements. In this design solution, we have considered some of the most common PA linearization techniques. We have shown that backoff is not suitable for use in 5G designs but using DPD as a form of active linearization improves overall linearity and efficiency. However, it is a highly complex technique, resulting in increased overall system power consumption and bigger solution size. We can conclude that a simpler, lower power form of linearization can be achieved using a small, plug and play RFPAL IC which increases PA efficiency for an input signal bandwidth up to 100MHz. It is suitable for use with PAs of different architectures (Class A/AB/Doherty), processes (GaAs, GaN, InGa), and frequencies (698MHz to 3.8GHz) across a range of applications. This makes it the best option for 5G wireless cellular infrastructure and other applications.

    Maxim Integrated

    www.maximintegrated.com

    Related

    Optimizing the 800 V to 48 V/50 V Power Path for AI Data Center Servers

    May 4,2026
    Giuseppe Bernacchia, Distinguished Engineer and Roberto Rizzolati, Senior Principal Engineer; both at Infineon Technologies AG

    Powering AI Infrastructure

    Apr 29,2026
    Brent McDonald, system and applications engineer, Texas Instruments

    Why Higher Rack Density is Changing Interconnect Designs

    May 1,2026
    Ken Williams, Product Manager, Anderson Power

    Powering the AI Revolution: Navigating the Gridlock and the Future of Onsite Generation

    May 1,2026
    James Feasey, Senior Director of AI Infrastructure at Endeavour

    Power Systems Design

    146 Charles Street
    Annapolis, Maryland 21401 USA

    Power Systems Design

    Power Systems Design is a leading global media platform serving the power electronics design engineering community. It delivers in-depth technical content, industry news, and product insights to engineers and decision-makers developing advanced power systems and technologies.

    Published 12× per year across North America and Europe, Power Systems Design is distributed through online and fully digital editions, complemented by eNewsletters, webinars, and multimedia content. The platform covers key areas including power conversion, semiconductors, renewable energy, automotive electrification, AI power systems, and industrial applications—supporting innovation across the global electronics industry.