Technical Features

    December 2012
    Gate Driver Choices for High Power Density Intermediate Bus Converters in AI Servers

    Click image to enlarge

    Figure 1: Two-stage 48 V power architecture for an AI server, showing IBC and downstream point-of-load regulation

    ­1. AI server power delivery raises the density challenge AI accelerators concentrate more computing, and therefore more electrical power, within limited rack and board space. Supplying these loads is not simply a matter of increasing converter output. Every power‑delivery stage must balance conversion ef
    Date:
    08/31/2026
    Power inductors and peak-current handling capability

    Click image to enlarge

    Figure 1: Inductor-current waveform

    As high-tech electronic products and their power supplies continue to shrink in size, design engineers should look closely at the peak-current handling capability of power inductors. Design engineers
    . . . Learn More
    Date:
    12/23/2012
    Thermal design considerations for thin power MOSFETs

    Click image to enlarge

    Figure 1: SOA (a) and ZthJC (b) charts for the BSC014N04LS

    Thermal challenges accompany almost all advances in power-electronic designs. Load cases not covered under a datasheet's parameters are often particularly problematic. Each new MOSFET generation
    . . . Learn More
    Date:
    12/19/2012
    String central inverter system

    Click image to enlarge

    Planners of photovoltaic power plants are no longer bound to string inverter concepts if multiple MMP(maximum power point)-trackers are required. Central inverter systems are, today, standard for
    . . . Learn More
    Date:
    12/18/2012
    Designers of solar power—photo-voltaic or PV—generating systems face some of the same problems as their counterparts in any other power-related technology: the need to constantly improve performance, reliability, longevity, and—above all—efficiency. As with any engineering endeavour, improved performance re
    . . . Learn More
    Date:
    12/12/2012
    Designing a DiSEqC-antenna phantom power-supply

    Click image to enlarge

    Figure 1: The DiSEqC application circuit

    The DiSEqC (digital satellite equipment control) standard is a communication protocol developed by Eutelsat used between a satellite receiver (decoder), defined as the master, and satellite peripheral
    . . . Learn More
    Date:
    12/04/2012
    Archive

    Gate Driver Choices for High Power Density Intermediate Bus Converters in AI Servers

    Aug 31,2026
    Jeffrey Cumabig, Product Application Engineer, and Lei Song, Product Definition Engineer, both for gate drivers at Infineon Technologies AG

    Silicon Carbide Semiconductors: Gaining Widespread Adoption

    Jul 30,2026
    Jens Baringhaus, Chief Expert for Wideband Gap Technology and responsible for Bosch's SiC technology roadmap

    Innovation through Lean AI

    Jun 1,2026
    Crystal Chen, Product Marketing & Product Management, Infineon HiRel

    Molded Power Inductors

    May 29,2026
    Efrain Bernal-Alzate, Design Engineer, Würth Elektronik eiSos

    Power Systems Design

    146 Charles Street
    Annapolis, Maryland 21401 USA

    Power Systems Design

    Power Systems Design is a leading global media platform serving the power electronics design engineering community. It delivers in-depth technical content, industry news, and product insights to engineers and decision-makers developing advanced power systems and technologies.

    Published 12× per year across North America and Europe, Power Systems Design is distributed through online and fully digital editions, complemented by eNewsletters, webinars, and multimedia content. The platform covers key areas including power conversion, semiconductors, renewable energy, automotive electrification, AI power systems, and industrial applications—supporting innovation across the global electronics industry.